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Abstract
Design systems to provide various quality of service (QoS) guaran-
tees has received a lot of attentions due to the increasing popularity
of real-time multimedia and wireless communication applications.
Meanwhile, low power consumption is always one of the goals for
system design, especially for battery-operated systems. With the
design trend of integrating multiple processor cores and memory
on a single chip, we address the problem of how to partition a set
of applications among processors, such that all the individual QoS
requirements are met and the total energy consumption is mini-
mized. We exploit the advantages provided by the variable voltage
design methodology to choose the voltage for each application on
the same processor optimally for this purpose. We also discuss
how to partition applications among the processors to achieve the
same goal. We formulate the problem on an abstract QoS model
and present how to allocate resources (e.g., CPU time) and deter-
mine the voltage profile for every single processor. Experiments on
media benchmarks have also been studied.
1 Introduction
Providing the clients their required quality of service (QoS) is cru-
cial for the server in any client-server model. Failure to meet the
QoS requirement leads to the unsatisfactory of the clients and makes
the server’s effort unprofitable. Modern applications (like real-time
multimedia, E-commerce, distributed simulation, etc.) have vari-
ous types of requirements on the QoS. It has already been a chal-
lenge to design system that is capable of meeting (a majority of, if
not all) these QoS requirements. Meanwhile, low power consump-
tion is considered one of the most important criteria for the design
of application specific integrated circuits (ASIC) and other mobile
computing devices, the core of systems that carry out these appli-
cations. Current semiconductor technology allows the integration
of multiple programmable processors and memory structures on a
single die, which enables the implementation of systems on a single
chip. Idealy, for a given set of applications, we want to build sys-
tems that can provide guaranteed QoS and consume as less power
as possible. In this paper, we address the following problem:
Given a set of applications with individual QoS requirements,
andk processors, how to assign applications to processors
such that all the QoS requirements are met and the total en-
ergy consumption of thek processors is minimized.
Although there have been plenty of literatures on measuring
and pricing for QoS in the networking society [6, 7, 19], it is hard to
find an explicit one-fit-all definition for the quality of the real-time,
distributed multimedia services, because these services should be
application specific and user dependent. In our model, we treat
QoS as a function of the required resources such as bandwidth,
CPU time, buffer space. No specific assumptions are made so both
our approaches and results are applicable to most system designs.
The key technique to lower energy consumption is using low sup-
ply voltage. We exploit the advantages provided by the variable
voltage design methodology [9] to choose the processor and the
supply voltage for each application to minimize the total energy
consumption with guaranteed amount of QoS.
2 Related Work
There have been several proposals and prototype implementations
of end-to-end transport protocols for delivering QoS guarantees,
such as ST-II [20], RSVP [21], and the Tenet Real-Time Protocol
Suite [4]. [3] gives a survey on the QoS architectures. The QoS of
the multimedia applications, at the highest level, can be interpreted
as the quality of images or sound, and at lower levels, it can be mea-
sured by bits per second or transit delay. In [2], QoS is defined as a
combination of the basic quality metrics for the network layer: de-
lay, jitter, bandwidth, and reliability. Lawrence [11] discusses the
metrics based on the QoS attributes of timeliness, precision, and ac-
curacy that can be used for system specification, instrumentation,
and evaluation. Rajkumar et al. [18] present an analytical approach
for satisfying multiple QoS dimensions in a resource-constraint en-
vironment (see below for details) and provide optimal and near-
optimal resource allocation schemes for two special cases.
The dominant source of power dissipation in CMOS circuits is
the dynamic power which is proportional to the square of the supply
voltage. Therefore, reducing the supply voltage is quite effective to
lower power[17]. Many CMOS circuits have always been capable
of operating over a range of supply voltages and recent advances
in power supply technology make it possible to create processor
cores with supply voltage that can be varied at run time according
to application timing constraints. Macken et al. [10] first proposed
the idea of dynamically adapting voltage to operate at the point of
lowest power consumption for given temperature and process pa-
rameters. Namgoong et al. [13] developed efficient DC-DC con-
verters that allow the output voltage to be rapidly changed under
external control. Researchers at MIT [5, 8] have applied the idea of
voltage adaptation based on data dependent computation time from
[14] to synchronously clocked circuits. Finally [9] describes the
design methodology of variable voltage core-based systems.
Partitioning has been well-studied as a combinatorial problem,
especially in many subfield of VLSI CAD, where any top-down
hierarchical approach to system design must rely on some underly-
ing partitioning techniques. Alpert and Kahng [1] survey the major
variant formulations and approaches of, but not limited to the netlist
partitioning problem.
This is the first attempt to balance the requirements of QoS and
energy on multiple processors. In particular, we consider how to
minimizes energy consumption with given QoS guarantees. We
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adopt an abstract QoS model and use partition techniques as well
as dynamically adapting supply voltages to achieve this goal.
3 Problem Formulation
Rajkumar et al. [18] proposed the QoS-based Resource Alloca-
tion Model (Q-RAM) to analyze two problems: (i) Satisfying si-
multaneous requirements along multiple QoS dimensions such as
timeliness, cryptography, data quality and reliable packet delivery,
and (ii) Allowing applications have access to multiple resources
such as CPU, disk bandwidth, network bandwidth, memory simul-
taneously. Q-RAM considers a system ofn applications andm
resources each with a finite capacity, as well as a set of QoS re-
quirements. Each application has a minimal resource requirements
for each QoS dimension, and it achieves a certain utility with the
allocated resources. The objective is to make resource allocations
to each application such that every application satisfies its QoS re-
quirements on all dimensions and the total system utility (which is
a weighted sum of each application’s utility) is maximized.
Following is a description of our system based on Q-RAM, but
we focus on the system’s total energy consumption:
 Processor core:The variable voltage processor core is capable
of running at a range of supply voltages. Suppose the supply
voltage isvdd(t) at time t, then the power consumption is
P (t) = Cv2ddf and the energy dissipation over the period
[0; T ] is E =
R T
0
P (t)dt. The circuit delay is kvdd
(vdd vt)
2 ,
wherevt is the threshold voltage [17].
 Resources:m  1 resourcesfR1;R2;    ;Rmg are available,
each resource has a finite capacity. We abuse the notation a
little bit by denotingRi the capacity for resourceRi.
 Applications: There aren  1 applicationsf1; 2;    ; ng to
be executed onk processors. The execution time of an appli-
cation varies as the processor’s speed, which is determined
by the supply voltage, changes. (In this paper, we discuss the
simplest case where the applications are independent, have
the same arrival time and no deadline constraints.)
 Utilities: The utility Ui of the applicationi is the value that is
accrued by the system wheni is allocatedRi = (Ri;1;    ;
Ri;m). The total system utility with a resource allocation





the relative importance of applicationi. Ui also depends on
the supply voltage. DenoteU iref (R
i) as the utility at refer-
ence voltagevref .
Problem: For each applicationi in the above system, determine
which processor will executei, find the resource allocationRi =
fRi1;    ; R
i




Rij  Rj : each resource is within its capacity.
2. Uvi(R





i)  U0: guaranteed QoS.
3. The total energy consumption is minimized.
4 Voltage Prole on a Single Processor
We first discuss how to allocate resource (in particular, the CPU
time) and determine the voltage profiles for applications on a sin-
gle processor. We assume the QoS function is monotone and non-
decreasing with respect to the amount of allocated resource. Thus
the energy consumption can be minimized when the applications
use all the resources. Moreover, if we assume that the QoS function
is proportional to the amount of computation, from the convexity
of the powervs.speed (and thus voltage) curve [15], we have:
Lemma 4.1 To finish the application with a guaranteed QoS, the
energy consumption is minimized only if the processor operates at
a constant supply voltage.
Any general QoS function can be approximated by piecewise
linear functions [16]. Figure 1 shows a given utility function at
nominal voltage and its linear approximation at the same voltage
level. Given an application which requires a QoS in the amount
of U0 and a finishing time in[t1; t2], let vi be the voltage level
such thatU0 is obtained at exactly timeti andvmin; vmax be the
minimal and maximal physical possible voltages. Then:
Lemma 4.2 The optimal voltage to minimize energy consumption
with QoSU0 is eitherminfvmax; v1g or maxfvmin; v2g.
linear approximation
QoS function at nominal voltageQoS
0 t2 t3 t4 t5 T tt1
Figure 1: Piece-wise linear approximation for a QoS function.
Based on Lemma 4.2, a heuristic (Partition andL inearApproxi-
mation) is proposed which can determine, for a given amount of
QoSU0 and deadline with the QoSvs. execution time at the refer-
ence voltage, the voltage scheme and the finish time to accomplish
U0 and consumes the least energy[16]. Moreover,
Theorem 4.3 The PLA heuristic can provide solution that con-
sumes energy arbitrarily close to the optimal strategy with the guar-
anteed amount of QoS.
We propose an approach to solve the following problem on a
single processor: givenapplicationsf1;    ; ngwith individual
QoS requirements and the QoSvs. execution time curves at the
reference voltage, determine how much CPU time (and therefore
voltage profile) should be assigned to each application such that
all application’s QoS requirements can be satisfied by a deadlineT
and the total energy consumption is minimized.
Procedure 4.4
1. evenly partition[0; T ]: 0 = t0 < t1 <    < tn 1 < tn = T .
2. for each applicationi, apply PLA to find the “best” strategySi(tj)
to finishi in time [0; tj ] for j = 1; 2;    ; n:
3. pair-up thei ’s and for each pair (p; q ), determineS(p;q)(tj)
fromSp(tl) andSq(tj   tl) for j = 2;    ; n; l = 1; 2;    ; j 1;
whereS(p;q)(tj ) is the “best” strategy to finish the pair (p; q ) in
[0; tj ].
4. if there are at least two pairs left, goto step 3 and treat these pairs as
“new applications” and useS(p;q)(tj)’s asSi(tj)’s.
5. returnS(1;2;;n)(T ) as the “best” strategy.
The essence of Procedure 4.4 is to merge the applications in
pairs and use dynamic programming. We partition the interval
evenly to avoid repeated calls to the PLA heuristic. By “best” strat-
egy, we mean the solution from PLA which is based on the linear
approximation of the QoSvs. execution time curve. This gives
the minimal energy consumption with the QoS guarantees. PLA
heuristic is capable of providing solutions arbitrarily close to the
optimal, however this requires refinement of the interval partition1
and increases the runtime and space complexities.
1The accuracy of the solution from PLA depends on how good the linear approxi-
mation is, the more tiny the partition is, the better the linear approximation is. Also, it
is worth to mention that in PLA, it is not required to have equal partition.
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5 Energy Minimization on Multiple Processors
When there are multiple processors available, we can utilize the
parallelism by applications partitioning. As a result, each applica-
tion will share a processor with only part of the applications and
get more execution time so as to lower its supply voltage. The to-
tal energy consumption can be saved from the relationships among
power, energy, gate delay and voltage (in particular the quadratic
relation between power and voltage) as shown in Section 3.
We assume no dependency among the applications and use the
greedy single-move improvement method combined with Proce-
dure 4.4 to find the partition and determine the voltage.
Procedure 5.1
1. randomly assign applications to thek processors.
2. for each processori(= 1; 2;    ; k), calculate its energy consump-
tion Ei by Procedure 4.4.
3. let processori be the one that consumes the least energy.
4. for each application not assigned to processori, compute the gain
by moving from its assigned processorj to i:







j are the energy consumed by processorsi andj
after application is moved fromj to i.
5. if the maximal gain is positive, make the move and goto step 3.
6. return the applications on each processor and their voltage profiles.
We start from a random partition (steps 1 and 2) and iteratively
move to the best neighboring solution (steps 4 and 5). By neighbors
we mean two partitions that only differ at the assignment of one
application. In step 3, we decide to assign one more application to
the processor that has the least workload. The one that can save
most energy is selected (step 5). This process terminates when the
algorithm reaches a local optimal.
When we re-assign an application, we have to run Procedure 4.4
again to compute the energy consumption of both processor which
releases and receives this application. Procedure 4.4 is conducted in
such a way that the recomputation is minimized. In the worst case,
moving (or adding) an application needs to re-calculate at most the
solutions forlog2 n nodes (all the ancestors of the removed node)
in the binary merging tree (Figure 2).
1 2 3 4 5 876
1,2 3,4 5,6 7,8
5~81~4
1~8
Figure 2: Merge tree for 8 applications. After node 5 is moved,
node (56) will be identical to node 6; nodes (58) and (18) have
to be recomputed.
There exist many possible improvements to Procedure 5.1. For
example, instead of the simple single-move, we can use Kernigan-
Lin algorithm, Fiduccia-Mattheyses algorithm, simulated anneal-
ing, tabu search, or genetic algorithms. However, since this ap-
proach depends on Procedure 4.4 and essentially depends on the
PLA and linear approximation of the QoSvs.execution time curves
at various voltage. By no means the linear approximation can be
accurate, and therefore any powerful partitioning heuristic cannot
guide us towards the optimal. For the same reason, in step 5 we
stop at a local optimal without doing any hill-climbing to get out
of such local minima. Also, multiple starting points can be used to
replace the random solution in step 1. Further improvement is pos-
sible if we take advantage of the applications’ QoSvs. execution
time curves when building the merging tree in Procedure 4.4.
Unfortunately, due to the NP-hardness of the partitioning prob-
lem, we are unable to provide any error bound for the total energy
consumption, even the PLA heuristic can give solution arbitrarily
close to the optimal for any single application. Because of the non-
linear functional dependency between power and execution time,
it remains a challenge as how to estimate the optimal total energy
consumption for multiprocessor.
6 Experimental Result
We used six applications [12] to demonstrate the effectiveness of
the approach. JPEG software from the Independent JPEG Group
implements the JPEG baseline, extended-sequential, and progres-
sive compression processes. We used integer DCT for decoding a
JPEG file to a PPM file. Integer DCT and progressive compression
process options are used for compression. MPEG software from
MPEG Software Simulation Group decode MPEG-1 and MPEG-2
video bitstreams. We obtained and used an MPEG animation file
for our experimentation. As an input to the PGP software, we used
an ASCII text file. The data file for GSM and G.721 encoding is
obtained from Fine Arts Graphics Lab, Ball State University. The
data file is in Sun u-law format. Table 1 gives a brief summary of
the applications, while summary of data used is given in Table 2.
(also available at http://www.cs.ucla.edu/˜leec/mediabench). Table
3 lists the characteristics of the microprocessors we use in the simu-
lation. For each application we defined 8 different levels of services
for each application, mainly related to the requested resolution, the
rate of service, and the bit error-rate (BER). For MPEG and JPEG,
the levels are defined by the standards themselves.
Application Source Dynamic instructions
JPEG encoder Independent JPEG Group 3.9 million
JPEG decoder Independent JPEG Group 13.8 million
PGP encryption Philip Zimmermann 68.8 million
MPEG decoder MPEG Software Simulation Group 1.1 billion
G.721 Sun Microsystems, Inc. 62.9 million
GSM Technische Universitaet Berlin 148.4 million
Table 1: Applications used in the experimentation.
Benchmark File size Format Description
JPEG encoding 101,484 bytes PPM bit map
JPEG decoding 5,770 bytes JPG a JPEG compressed
PGP encryption 194,723 bytes ASCII a plain text
MPEG decoding 1,567,055 bytes MPEG 14.98 s., 476 frames
GSM encoding 26,372 bytes Sun .au u-law one sentence
G.721 encoding 26,372 bytes Sun .au u-law one sentence
Table 2: Characteristics of the data used as application input pa-
rameter in the experimentation.
Microprocessor Clock MIPS Power diss.
core (MHz) (mW ) (Voltage)
StrongARM 233 266 300 (1.65)
ARM, 7 40 36 200 (5)
ARM, 7 Low-Power 27 24 45 (3.3)
LSI Logic, TR4101 81 30 81 (3.3)
LSI Logic, CW4001 60 53 120 (3.3)
LSI Logic, CW4011 80 120 280 (3.3)
DSP Group, Oak 80 80 190 (5)
NEC, R4100 40 40 120 (3.3)
Toshiba, R3900 50 50 400 (3.3)
Motorola, 68000 33 16 35 (3.3)
Table 3: Characteristics of the microprocessor cores.
For the simplicity of demonstration of the effectiveness of the
proposed approaches, we use partitioning to maximize the cumu-
lative benefit (QoS) of all tasks on a set of processor for a given
amount of power. Our result is compared to the following upper
bound: schedule (optimally) the tasks on one processor that has
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processing speed and power equal to the sum of the processing
speeds and powers of each of the individual processors.
We tested our results on several mixes of different number of
tasks and processors. Tables 4 and 5 contain information for two
different levels of total power consumption as a function of the
total power consumption of both processors at the nominal volt-
age (3.3V). Table 4 has information when the total consumption is
equal to the sum of the maximal power consumptions of the indi-
vidual processors, Table 5 shows the case when at most 75% of that
amount can be used.
Rows and columns in the tables indicate the number of tasks
and processors in the experiment respectively. The entries in both
table indicate what percentage of the upper bound benefit obtained
for a given level of power and processing speed. In almost all cases
exceptionally close match between the obtained partitioning results
and the upper bound is achieved, clearly indicating that all poten-
tial of partitioning is essentially realized. Only in few cases the
discrepancy is somewhat higher. In these cases, since the instances
are small, the complete solution enumeration indicates that the op-
timal solutions were obtained.
Number of Tasks Number of Processors
2 3 4 8
8 99.9 99.7 99.3 99.1
10 100 99.7 99.6 99.4
20 100 100 99.8 99.6
25 100 100 100 99.6
50 100 100 100 99.7
75 100 100 100 99.9
100 100 100 100 100
Table 4: The effectiveness of the partitioning vs. the upper bound
on QoS. each processor uses 100% of its maximal power.
Number of Tasks Number of Processors
2 3 4 8
8 96.8 93.2 93.0 88.9
10 96.9 93.5 93.2 90.6
20 98.3 95.5 95.3 93.7
25 98.7 96.2 94.9 93.8
50 99.4 99.1 98.7 97.4
75 99.6 99.3 99.1 99.0
100 99.9 99.8 99.4 99.3
Table 5: The effectiveness of the partitioning vs. the upper bound
on QoS, each processor uses at most 75% of its maximal power
7 Conclusion
Quality of service is intrinsically connected to many popular appli-
cations such as multimedia. Minimizing power/energy consump-
tion is an important issue for modern system design, especially for
the battery-operated systems that support the QoS-sensitive appli-
cations. We propose the problem of how to allocation resource
(e.g., CPU time) and determine the supply voltage to satisfy the var-
ious QoS requirements of a set of applications on a multiprocessor
system with minimal energy. We develop a dynamic programming-
based approach for single processor and use iteratively improve-
ment algorithm to find the partition.
The non-precise linear approximation for the Qosvs. execu-
tion time curve at different supply voltage prevents the usage of
other powerful partitioning algorithms. It remains a challenge as
how to model and measure the QoS, not to mention the variable
supply voltages. In this paper, we only consider the case that there
is no function dependency among applications. It is of great in-
terest when real-time applications require interaction and timing
constraints (e.g., individual arrival time, latency, synchronization).
In our approach, we use an abstract QoS model, on which many
explicit QoS requirements can be built. This makes our approach
and results applicable to many real life systems.
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